

Cryogenic Memory Cell Design Based on Small Coupled Arrays of Josephson Junctions

Achievement: Proposed cryogenic memory cell design that has a potential to substantially outperform the existing memory cells, achieve much faster access times and lower access and dissipation energies, and reduce the size of the memory cell.

Significance and Impact: Designing fast, energy efficient and small size memory circuit is considered one of the major bottlenecks in modern computing. Such memories could profoundly advance development and performance of exascale, quantum, and cryogenic computing.

Research Details:


- Memory cell design was presented and demonstrated on an example of small coupled array of Josephson junctions.
- All the basic memory cell operations (Write, Read, and Reset) are implemented on the same circuit.
- Access times and access energies for basic memory operations (Write, Read, and Reset) were calculated and driving current and trigger pulse amplitudes were optimized for better memory cell performance.

Sponsor/Facility: This work was supported by the United States Department of Defense and used resources from the Extreme Scale Systems Center, located at Oak Ridge National Laboratory. Oak Ridge National Laboratory is managed by UT- Battelle, LLC, under Contract No. DE-AC05-00OR22725 with the U.S. Department of Energy. The United States Government retains and the publisher, by accepting the article for publication, acknowledges that the United States Government retains a nonexclusive, paid-up, irrevocable, worldwide license to publish or reproduce the published form of this manuscript, or allow others to do so, for United States Government purposes. The Department of Energy will provide public access to these results of federally sponsored research in accordance with the DOE Public Access Plan (<http://energy.gov/downloads/doe-public-access-plan>).

PI and affiliation: Yehuda Braiman, Computer Science and Mathematics Division, Oak Ridge National Laboratory and Department of Mechanical, Aerospace, and Biomedical Engineering, University of Tennessee.

Team: Niketh Nair, Jake Rezac, Roland Glowinski, and Neena Imam.

Publications: Y. Braiman, N. Nair, J. Resac, and N. Imam, “Memory Cell Operation Based on Small Josephson Junctions Arrays”, *Superconductor Science and Technology* **29**, 124003 (2016); Y. Braiman, B. Neschke, N. Nair, N. Imam, and R. Glowinski, “Memory States in Small Arrays of Josephson Junctions” *Physical Review E* **94**, 052223 (2016); J. D. Rezac, N. Imam, and Y. Braiman, “Parameter Optimization for Transitions between Memory States in Small Arrays of Josephson Junctions”, *Physica A* **474**, 267 (2017).



The principles of memory operation of the schematic design presented in Figure are as follows: an appropriate pulse sent to the junction J_1 will result in writing memory state '1' if the previous memory state was '0' and will not change the memory state if the previous memory state was '1'. A suitable pulse sent to the junction J_3 will result in writing memory state '0' (or memory reset) if the previous memory state was '1' and will not change the memory state if the previous memory state was '0'. Reading the memory state will be implemented by sending a proper pulse to the junction J_1 . If the memory state was '0', junction J_2 will respond by generating a large amplitude voltage pulse that can be read by pulse reader and further processed. If, however, the memory state was '1' no noticeable voltage pulse will be generated from the junction J_2 .

Overview:

We demonstrated a paradigm for cryogenic memory operation and presented a specific example of a circuit that consists of three inductively coupled Josephson junctions. We have employed Josephson junction parameter values that are consistent with the current state-of-the-art Josephson junction fabrication capabilities. For parameter values presented in the paper, memory cell access times are of the order of 10 - 100 ps while access energies are of the order of 0.1 – 5 aJ. The principles of memory cell design and operation described in our papers can in principle be implemented on other Josephson junction based circuits as well.